I. INTRODUCTION
M ODERN VLSI process is based upon aggressive dimension scaling and ultra low power consumption strategies. Several deteriorating effects arise from these approaches, being the electric field that the gate oxide supports one of the most important. Over the last CMOS technology generations this oxide field has increased by several MV/cm [1] . This implies a higher gate leakage current and oxide reliability issues which may even render a device unusable.
The Zero Subthreshold Swing and Zero Impact Ionization FET (Z 2 -FET) [2] behaves as a 1-transistor DRAM (1T-DRAM) memory cell aimed to replace traditional 1-transistor, 1-capacitor DRAM cells due to its potentially smaller footprint and enhanced current ratio [3] . Unlike most other 1T-DRAM cells [4]- [6] , the Z 2 -FET operation is not based on any degrading mechanism such as band-to-band tunneling or impact ionization, being outstanding in terms of reliability. Z 2 -FET reliability analysis is of primary importance when millions of memory cells are integrated within the same circuit and a cell failure could lead to data corruption. In this work, the Z 2 -FET operation at high temperature is initially analyzed and reliability measurements are then carried out: i) the Z 2 -FET ON voltage and ON current are measured after front-gate bias stress; ii) the front-gate time-dependent dielectric breakdown (TDDB) is characterized extracting both the Weibull slope, β, and time-to-breakdown, α, for Z 2 -FET devices featuring different dimensions. The back-interface reliability is not as relevant for memory operation since the buried-oxide (BOX, Fig. 1 ) thickness is approximately 25 nm, thus the vertical electric field is much weaker than at the front-gate oxide. Note that the common back-gate voltage is fixed to −1 V or even less negative (closer to 0 V ) [7] . See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. region and the cathode behave as N-type and the ungated region and the anode as P-type semiconductors. Two distinct current levels (I 1 and I 0 , associated to each logic state) are achieved based on the stored charge under the gate. The Z 2 -FET operation as memory cell can be found in [7] , [9] .
II. CHARACTERIZATION SETUP

III. RESULTS
A. Memory Parameter Dependence on Temperature Fig. 2a ) is reduced by increasing the temperature as previously reported [11] due to carrier energy increase, which enables them to surmount the potential barriers from cathode and anode to channel. A similar shift to lower anode bias is observed for the memory window (MW, defined as the V O N difference between the '1' and '0'-programmed state), Fig. 2b . Nor the memory window or the current margin (I 1 -I 0 ) are affected by the high operation temperature. A lower V O N is useful for power consumption reduction with no current level penalty. Nevertheless, the retention time (RT, the time a certain logic state is held) is reduced to 10 μs when the temperature increases to 85 • (Fig. 2c) , as occurs for most DRAM cells [12] . The front-gate tunnel leakage current is primary responsible of the RT penalty together with Shockley-Read-Hall (SRH) recombination [13] and trapping/detrapping events. Fig. 2d shows a gate-leakage current increase of about 50% when the temperature is increased.
B. V ON & I ON Evolution Under Stress Conditions
The Z 2 -FET device is stressed by applying a constant voltage stress (CVS) at the front gate (V F G_ST = 1.5 V ) for a fixed time. V F G_ST is set to exceed the operating bias intended for 1T-DRAM usage while V A is set to 1.6 V to ensure the device is not in OFF state. V O N is monitored by pulsing the anode voltage (increasing the pulse height by 25 mV every cycle and maintaining the same V F G ) immediately after stressing to avoid relaxation. Fig. 3a-b show the transient anode current I A at room and high temperatures for different stress times. The sudden current onset indicates the minimum V A to overcome the energy barriers, i.e. V O N . At room temperature I A sharply rises at the same point (the second shown pulse in Fig. 3a) for all stress times, proving it is independent of stress conditions.
In contrast, at 85 • C (Fig. 3b ) the Z 2 -FET triggering arises earlier for shorter stress times. The longer the stress time, the larger the V O N shift. Variations of 50 mV or even larger are observed for stress times longer than 10 s, after which the V O N increase seems to saturate, Fig. 3b . Both the V O N independence at room temperature and the V O N increase at high temperature with the stress time trends have the same origin: at room temperature the electron reservoir under the front gate is not depleted even with the longest stress time. On the contrary, at 85 • , the longer the stress, the more electrons tunnel through the front gate increasing V O N .
The lower curve in Fig. 3c shows the on-the-fly current, namely I O N when V A > V O N , as a function of the stress time for the same V A and V F G_ST values as mentioned above. The initial decay indicates bias temperature instability (BTI) degradation by two possible mechanisms [14] : i) interface states, acceptor-like presumably, are created by charged H ions as predicted by the Reaction & Diffusion model [15] in which carriers are trapped; ii) positive oxide charge (screening the V F G -V BG induced electric field) is built up as a consequence of charge interaction among oxide species [14] . BTI scenario is verified by repeating the experiment with both gates left floating, Fig. 3c upper curve. As observed the current does not present any BTI degradation and only reveals typical random telegraph noise (RTN) fluctuations. A higher current level is measured when the gates are floating due to the absence of gate-induced energy barriers blocking carrier injection.
C. Front-Gate Time Dependent Dielectric Breakdown
The cell dimensions of devices employed in this work are reported in Table I . The Z 2 -FET TDDB was measured at high temperature (85 • C, typical in DRAM cells) and high front-gate voltage (3 V ) to cause operation failure at reasonable times for all Z 2 -FET geometries. As indicated in [16] , constant voltage stress is more appropriate than constant current stress for ultra-thin oxides due to the ballistic interaction of electrons with the dielectric. The random nature of oxide breakdown is generally described by the Weibull distribution [17] 
where F is the cumulative distribution function (CDF) representing the cumulative fraction of breakdown/wornout devices, t is the stress time, α is the characteristic life and β is the Weibull slope.
Measurements report an initial decrease of stress-induced leakage current (SILC) (Fig. 2d shows the same trend for a different bias) when increasing the stress time which suggests that electrons are trapped in the dielectric [18] . After some time, the SILC becomes constant, which is key for 1T-DRAM memory cells since it is related to the retention time. Fig. 4 represents the Weibull cumulative distribution as a function of the time to soft breakdown (t B D ), obtained by varying one cell dimension parameter at a time. t B D is measured when an instantaneous current increase of 5% occurs after the front-gate current has settled down. Fig. 4a shows the dependence of the Weibull parameters on the cell width (note that D3 and D4 feature the same dimensions). As expected t B D increases in narrow devices since the dielectric area is smaller, in accordance with the percolation model [17] . The wider cells (D1, D2) feature higher β than their W = 100 nm counterparts, see Table 1 . A trade-off arises then between the breakdown variability, β (the higher the less deviation among devices), and the time to breakdown, α (the longer the more robust), preventing the optimization of both parameters simultaneously. According to the cell-based model [19] , the reduction of β with the device width scaling suggests either a greater lattice constant or a lower defect generation rate. Fig. 4b illustrates the dependence on L G , where all curves exhibit similar slopes. Interestingly, t B D increases as L G is made longer (i.e. more dielectric area). The reason is the higher anode current measured for shorter L G cells (Fig. 4d, D5 anode current, doubles that of D6 and D7). The larger the anode current, the more degradation the dielectric suffers (as happened when V O N is reduced, not shown). Fig. 4c depicts the impact of L I N where the Weibull slopes are almost parallel suggesting similar variability to breakdown: the intrinsic region does not significantly impact the oxide properties.
IV. CONCLUSION
The Z 2 -FET ON voltage, memory window, and retention time have been experimentally studied at 85 • C. V O N is insensitive to the applied front-gate stress at room temperature, while at 85 • C a 50 mV increase is observed for stress times longer than 10 s. The ON current is affected by BTI degradation and RTN fluctuations produced by interface and oxide trapping effects. The TDDB analysis shows lower breakdown variability for wider cells but shortest time to breakdown evidencing a trade-off between reliability and variability. The time to breakdown is also shown to be more affected by the lateral electric field than by the dielectric area. The reported results highlight the design strategy towards more robust Z 2 -FET memory matrices in terms of footprint and reliability.
